Fabrication and Characterization of Photodiodes for Silicon Nanowire Applications and Backside Illumination by Xu, Ying
 
 
FABRICATION AND CHARACTERIZATION OF PHOTODIODES FOR SILICON 
NANOWIRE APPLICATIONS AND BACKSIDE ILLUMINATION 
 
Thesis 
Submitted to 
The School of Engineering of the 
UNIVERSITY OF DAYTON 
 
In Partial Fulfillment of the Requirements for 
The Degree of 
Master of Science in Electro-Optics 
 
By 
Ying Xu 
Dayton, Ohio 
December, 2015 
ii 
 
FABRICATION AND CHARACTERIZATION OF PHOTODIODES FOR SILICON 
NANOWIRE APPLICATIONS AND BACKSIDE ILLUMINATION 
 
Name: Xu, Ying 
 
APPROVED BY: 
 
 
 
 
 
___________________________           ___________________________        
Andrew M. Sarangan, Ph.D. 
Advisory Committee Chairman 
Professor 
Electro-Optics 
 
Imad Agha, Ph.D. 
Committee Member 
Assistant Professor 
Electro-Optics 
 
 
 
 
 
___________________________ 
Joseph Haus, Ph.D. 
Committee Member 
Professor 
Electro-Optics 
 
 
 
 
 
 
___________________________           ___________________________        
John G. Weber, Ph.D. 
Associate Dean 
School of Engineering 
 
Eddy M. Rojas, Ph.D., M.A., P.E. 
Dean 
School of Engineering
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
© Copyright by 
Ying Xu 
All rights reserved 
2015
iii 
 
ABSTRACT 
 
FABRICATION AND CHARACTERIZATION OF PHOTODIODES FOR SILICON 
NANOWIRE APPLICATIONS AND BACKSIDE ILLUMINATION 
 
Name: Xu, Ying 
University of Dayton 
 
Advisor: Dr. Andrew Sarangan 
 
Although silicon photodetectors are widely used in the manufacture of 
consumer cameras and light sensors, their fabrication requires a large number 
of process steps, equipment and resources. In order to study novel device 
concepts, such as the inclusion of silicon nanowires, quantum-confinement, 
nanostructured moth-eye structures or on-chip optical filtering, we need control 
over critical fabrication steps, which is not possible if we rely only on 
commercially produced devices.  
In this work, we have designed, fabricated and characterized silicon 
photodiodes starting from bare silicon wafers to completely packaged chips. We 
considered two major configurations – front-side illuminated detectors on 
standard SSP silicon wafers, and back-side illuminated detectors with ultrathin 
DSP silicon wafers. Ion implantation process was used for creating the p-n 
junctions, but we also acquired a diffusion furnace and developed our own 
iv 
 
process for thermal diffusion from a solid source. We also fabricated silicon 
nanowires on the front side of the diodes using a gold metal-assisted chemical 
etching (MACE) process to examine their effects on the optical and electrical 
performances of the devices. The fabricated devices were tested on a probe 
station, and then they were packaged, wire-bonded and tested for optical 
responsivities and quantum efficiencies.  
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CHAPTER I  
INTRODUCTION AND SUMMARY OF THE THESIS 
 
Silicon photodiodes are semiconductor devices that convert photons into 
electrons by photoelectric conversion. After the semiconductor absorbs the 
photons, electron-hole pairs diffuse and are eventually captured by the built-in 
electric field in the depletion layer. The built-in electric field direction is such that 
electrons move to the n-side and holes move to p-side of the junction. During 
this process, a photocurrent is induced in the external circuit. Silicon 
photodiodes are widely applied in consumer electronics, image sensors, remote 
control devices, analytical instruments and more recently in medical imaging 
systems. 
This project was originally conceived for the purpose of developing a 
fabrication process for making silicon photodiodes sensitive in the UV that could 
be suitable for medical imaging applications [29]. Backside illuminated 
photodetectors are ideal candidates for short wavelength operation due to the 
low-doping values in the absorbing and diffusion regions. For this work, we 
designed, fabricated, and characterized both front-side illuminated devices on 
standard silicon, and backside illuminated photodiode array on ultrathin silicon 
wafers. To form the p-n junctions, both doping methods of ion implantation and 
thermal diffusion were tried. The ion implantation was performed by an outside 
vendor (CuttingEdge Ions LLC) on the ultra-thin silicon wafer. The thermal
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diffusion process was developed in our laboratory using a newly acquired Dual 
Zone 1200°C Split Tube Furnace. A number of process trials were necessary to 
characterize the diffusion doping process, which helped us to complete the 
entire fabrication process in our lab. The research from this thesis offers a 
framework that can initiate further investigation into understanding and 
optimizing photodiode configurations for better performance, and exploring 
techniques to overcome pixel-to-pixel crosstalk [30]. 
In chapter 2 the p-n junction theory, working principle, and some 
optical-electrical characteristics of silicon photodiodes is described. The 
difference between front and back illumination is discussed, and the modeling of 
backside illuminated photodiode is also presented. 
In chapter 3 the design and fabrication procedures of backside illuminated 
devices are discussed. Details of the mask design, SRIM modeling, and process 
sequence for backside-illuminated detectors with images of fabricated devices 
are presented. 
In chapter 4 the design and fabrication of front-side illuminated devices is 
presented. This includes thermal diffusion doping study, the calibration and 
operation of the diffusion furnace, sheet resistance measurement, and the 
fabrication of shallow and deep junction depths for the photodiodes. 
In chapter 5 some of the current work on silicon nanowires produced by 
metal-assisted chemical etching (MACE) is discussed. These nanowires are on 
one side of the p-n junction in close proximity to the depletion layer, and we 
expect to see quantum confinement effects as well as optical anti-reflection 
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effects.  
In chapter 6 the electrical probe measurements including I-V curves and 
photo responsivity measurements are presented. The test results for both 
backside illuminated and front illuminated photodiodes are discussed and 
analyzed. 
In chapter 7 the future research on the improvement on photoresponse and 
the handling of ultrathin silicon photodetector during processing, and the 
metal-assisted etching of nanowires into the face of the silicon detectors are 
outlined.  
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CHAPTER II 
FUNDAMENTALS OF P-N JUNCTION DETECTORS  
 
2.1 Basic Photodiode and Junction Theory 
 Photodetectors are devices which produce electrons from a photon flux 
or optical power by photoelectric conversion. The operation of photodetectors 
are based on the photoconductive or photovoltaic effects. The absorption of 
photons may lead to electron excitation from the valence band to the conduction 
band. This generates electron-hole pairs which increases the mobile charge 
carriers. This can increase the conductivity of the material (which is the 
photoconductive effect), or it can induce a current by accelerating the 
electron-hole pair by the built-in electric field (which is the photovoltaic effect). In 
both cases, since this produces a current in the external circuit that is 
proportional to photon flux, such devices are used to detect the presence of light 
or harvest energy in the case of solar cells. Photodetectors are widely applied in 
optical communications, sensing, imaging, etc. The majority of photodetectors 
are based on the silicon substrate because silicon is sensitive in the visible and 
near-infrared, and can be manufactured in large volumes at low cost. Silicon 
photodetectors are also inherently compatible with CMOS (Complementary 
Metal-Oxide-Semiconductor) technology, which is a critical requirement for 
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interfacing with electronics such as analog-to-digital converters, amplifiers and 
computing.  
The photodiode is a type of photodetector designed for photovoltaic 
operation instead of the photoconductive operation. The most common 
photodiode is a p-n junction structure. A p-n junction is made of n-type and 
p-type semiconductor materials with metal contacts. Electrons are abundant in 
the conduction band of the n-type material and holes are abundant in the 
valence band of the p-type material. Once these two region are in contact, 
electrons would diffuse from the n-type region to the p-type region and donor 
atoms (which are the source of the excess electrons in the n-type material) 
would be positively charged. Similarly, holes also diffuse from the p-type region 
to the n-type region and acceptor atoms would become negatively charged. This 
results in a charge imbalance between the n-type and p-type regions. The 
n-type region acquires a positive charge and the p-type acquires a negative 
charge. This results in an electric field that points from the n-type to the p-type 
which produces a drift current in the opposite direction of the diffusion current. 
This process reaches a steady state when the currents balance out. As a result, 
an electric field exists on either side of the junction. This is called the depletion 
layer because the mobile charge carriers are depleted on both sides of junction. 
This charge-depleted region is known as the p-n junction. Fig 2.1 illustrates the 
depletion layer, energy-band diagram and concentrations of charge carriers 
when the p-n junction reaches an equilibrium condition. 
When there is no external applied voltage, currents created by diffusion and 
drift are cancelled out so no net current flows through the junction. If an external 
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voltage applied to the junction, the balance between the diffusion and drift 
current will be changed. If a positive voltage is applied to the p-side compared to 
the n-side, which is referred to as the forward bias, the built-in potential will be 
lowered since the external electric field is opposite to the built-in field. Hence, 
drift current will become smaller than the diffusion current and a net current will 
flow that is proportional to the applied voltage. On the other hand, if a positive 
voltage is applied to the n-side compared to the p-side, the built-in voltage and 
field will increase. This is the reverse bias. But this will not increase the drift 
current because the mobile carriers in the depletion layer is produced only by 
diffusion, which will remain unchanged. The only other source of mobile carriers 
will be thermal or optical generation. That is the reason why current flows only in 
one direction in a diode. Eq. (2.1) shows the I-V (current-voltage) characteristic 
of a p-n junction diode, known as the Shockley equation, where “i” is the net 
current flowing through the diode, “𝑖𝑠” is the dark saturation current, ‘”q” is value 
of electron charge, “V” is the applied external voltage across two terminals, “K” 
is Boltzmann’s constant (1.38 x 1023  J / K) and “T”  is the absolute 
temperature in Kelvin. 
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Figure 2.1: A p-n junction in thermal equilibrium at T>0 K. Electron energy and carrier 
concentration are as function of position x, p(x) and n(x) represent holes and electrons 
concentration separately [1]. 
 
 
 
 
 
Figure 2.2: (a) Voltage and current relation in p-n junction. (b) p-n junction as a diode. (c) 
IV characteristic of an ideal p-n junction diode [1]. 
 
 
i = 𝑖𝑠 [𝑒𝑥𝑝 (
𝑞𝑉
𝐾𝑇
) − 1]      (2.1) 
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2.2 Working Principle of a Silicon Photodiode 
 Because the reverse current is limited by thermally and optically 
generated carriers photodiodes under reverse biased can be used to detect light. 
The structure of a conventional silicon photodiode based on an n-type substrate 
is shown in Fig 2.3. A p-n junction is produced by doping impurities into selected 
areas of the silicon wafer surface. Doping methods includes thermal diffusion 
and ion implantation. Either n-type impurities such as Phosphorous are doped 
into a p-type substrate, or p-type impurities such as Boron are doped into an 
n-type substrate. The silicon dioxide layer is used as the mask layer to define 
the doped areas. A uniform silicon dioxide layer deposited and then etched after 
a photolithography process. The interface between the doped areas and the 
substrate become the depletion regions which will capture the photocarriers. 
The metal contacts can also behave as a diode. The metal-to-semiconductor 
junction can behave either as a Schottky barrier or an ohmic contact depending 
on the characteristics of the interface [3]. Due to the mismatch of the Fermi 
energy between semiconductor and metal, a rectifying contact is normally 
produced. If the metal is carefully selected and followed by a proper annealing 
process a non-rectifying ohmic contact can be formed. An ohimc contact should 
have zero or negative Schottky barrier height. This is typically accomplished by 
heavily doping the same type impurity to the semiconductor material so that the 
depletion layer becomes narrow enough for the charge carriers to tunnel 
through rather than overcome the barrier. Hence, another heavily-doped n-type 
impurity doping is done on the backside to form an ohmic contact, especially if 
the substrate is of low-doped type. A silicon nitride passivation layer is deposited 
on the active area to serve as an antireflection coating, and the thickness is 
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dependent on a specific wavelength for which the reflection of light is to be 
reduced. Then a contact metal is deposited and defined by photolithography. 
The contacts need to have properly designed openings to allow light through 
without excessively reducing the contact area which can increase the series 
resistance of the photodiode. At the interfaces between the p-type region and 
n-type substrate, there will be a depletion layer and its thickness will depend on 
the resistivity (doping) of the substrate, doping of the P-side, and the applied 
external voltage. Silicon p-n junction photodiodes are inexpensive and are 
commonly used as image sensors in consumer electronics because they are 
readily compatible with CMOS technology. 
 
Figure 2.3: Cross-section of a conventional silicon photodiode [2] 
 
The relationship between energy and frequency is defined in Eq. (2.2), 
known as the Planck’s equation, where “E” stands for energy in Joules, “v” is 
frequency in Hertz, and “h” is Planck’s constant. Photon flux or optical energy is 
absorbed when the wavelength is less than the bandgap wavelength (or photon 
energy greater than the bandgap energy) as shown in Eq. (2.3), where ν = 𝑐0
𝜆
, 
“𝑐0” stands for the speed of light in vacuum and “λ” is the wavelength in 
micrometer. At 300K, the band gap of silicon is 1.12eV. So the bandgap 
10 
 
wavelength is 1100nm, which is the maximum cutoff wavelength. Radiation 
having less photon energy than the bandgap energy will not be absorbed by 
silicon. In other words, silicon is transparent to wavelengths larger than 1100nm, 
and photovoltaic or photoconductive effects do not occur. Only when the 
wavelength of radiation is smaller than 1100nm, photons with sufficient energy 
will produce electron-hole pairs and generate photocurrent. As a result, silicon 
can be utilized to detect wavelengths ranging from 190nm to 1100nm of incident 
light. The lower limit is not limited by bandgap, but by the excessive absorption 
coefficient which makes the photons absorb too close to the surface and get 
trapped by surface defects. 
E = hv       (2.2) 
λ =
ℎ𝑐0
𝐸
=
1.24
𝐸
 𝜇𝑚     (2.3) 
When the photodiode absorbs photons, electron-hole pairs are generated 
and diffuse towards the depletion layer where they will drift rapidly under the 
local electric field. Electrons are accelerated towards n-type material and holes 
are accelerated towards p-type material. During the transport process, electrons 
flow away from n region to the cathode terminal and holes flow away from p 
region to anode terminal and a photocurrent is induced in the external circuit. 
The reverse current increases proportional to the incident photon flux or 
radiation power. The I-V relation becomes Eq. (2.4), where the generated 
photocurrent is added to the thermally generated minority carrier current within 
one diffusion length from the depletion layer. The diffusion length is the average 
distance a carrier moves before recombination. If the photodiode is under a 
uniform illumination and the photon energy is larger than the bandgap energy, 
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the expression for “𝑖𝑝ℎ” is illustrated in Eq. (2.5), where “𝑔𝑝ℎ” is the number of 
generated electron-hole pairs per second per unit volume, “A” stands for area, 
“W” stands for the depletion width, “𝐿𝑛” and “𝐿𝑃” are the diffusion lengths of 
electrons and holes, respectively. As described in Fig 2.4, an illuminated 
photodiode has reverse photocurrent “𝑖𝑝ℎ” which is proportional to the incident 
optical power. Photons can be absorbed everywhere in the photodiode, 
however, only if they are able to diffuse to the depletion layer can they lead to a 
terminal current. 
As depicted in Fig 2.5 all regions 1, 2, 3 are possible locations to generate 
electron-hole pairs. Since the built-in electric field is inside the depletion layer, 
this region is ideal to absorb photons and generate photocurrent. For photons 
absorbed in region 1, the generated charge carriers will immediately drift under 
the built-in electric field.  For region 2, there is still a chance for electron-hole 
pairs to diffuse into region 1 and be captured by the built-in electric field. In 
region 3, the generated electron-hole pairs do not contribute to the photocurrent 
because they cannot reach the built-in electric field before they are recombined 
and lost. These charge carriers cannot be transported across the junction. Every 
electron-hole pair that is transported by the built-in electric field creates a pulse 
of photocurrent from the n side to the p side, which is always in the reverse-bias 
direction of the photodiode. 
i = 𝑖𝑠 [𝑒𝑥𝑝 (
𝑒𝑉
𝐾𝑇
) − 1] − 𝑖𝑝ℎ     (2.4) 
𝑖𝑝ℎ = 𝑞𝑔𝑝ℎ𝐴(𝑊 + 𝐿𝑛 + 𝐿𝑃)     (2.5) 
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Figure 2.4: I-V characteristic of a photodiode [1]. 
 
Figure 2.5: A reversed biased photodiode under illumination. Region 1 and 2 shows the 
drift (depletion layer) and diffusion (vicinity of depletion layer) area separately. Region 3 is 
away from the depletion layer [1]. 
 
2.3 Characteristics of a Photodiode 
2.3.1 Current versus Voltage Characteristics 
 There are three operational modes of photodiodes: open-circuit, 
short-circuit and reverse-biased. I-V characteristics under these three modes 
are depicted in Fig 2.6.  In the short circuit mode, the photodiode is connected 
without an external bias to maintain a zero voltage across the diode in series 
with an ammeter. The generated photocurrent flows through the external circuit 
producing a short circuit current Isc which is easily measured by the ammeter. In 
the open circuit mode, the photodiode is unbiased but connected across a 
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voltmeter as an open circuit. The photocurrent attempts to flow but will have to 
develop a self-bias across the diode to prevent the current from flowing. This 
voltage is the open circuit voltage Voc. Both Isc and Voc increase with increasing 
incident illumination level. Solar cells work between the Isc and Voc points of the 
I-V curve to maximize electrical power to the load rather than current or voltage. 
For the reverse bias mode, the photodiode is always reverse biased. The 
reverse current increases with the incident optical power. Strongly reverse 
biased mode is better for the photodiode performance for the following reasons: 
it creates a strong electric field in p-n junction so that the drift velocity can be 
faster (up to the saturation velocity limit), which can reduce the transit time, 
leading to fast response. Also, strong reverse bias leads to a wider depletion 
layer, and the junction capacitance is lowered and the “RC” delays become 
shorter. Due to the wider depletion layer, active area of photodiode becomes 
larger so that it can collect more photons and improve its responsivity. 
 
Figure 2.6: Characteristic I-V curves for different modes of operation [6]. 
  
14 
 
2.3.2 Spectral Response 
The spectral response of the photodetector is primarily affected by the 
bandgap of silicon, but it can also be controlled by the thickness of substrate, 
impurity doped region, and the impurity concentration. As described by Eq. (2.3), 
absorption occurs when the photon energy is larger than the bandgap energy. 
The cut-off wavelength for silicon is 1100 nm at room temperature, which is 
determined by the intrinsic bandgap of the silicon. For shorter wavelengths 
having a larger photon energy, the absorption coefficient is so large that light will 
be strongly absorbed near the surface. Since many defects are likely to be 
present near the substrate surface, the diffusion length will be significantly 
smaller. Special passivation techniques to reduce these defects and a shallower 
junction closer p-n junction can improve the sensitivity of these device. Figure 
2.7 shows the spectral response of various types of silicon photodiodes. For a 
conventional silicon photodiode, the cut-off wavelength at the short wavelength 
side is 320 nm, whereas it is 190 nm for UV enhanced photodiodes. 
Anti-reflection coatings also affect the spectral response because they are 
normally designed for a single wavelength. 
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Figure 2.7: Spectral response of silicon photodiode [2]. 
2.3.3 Responsivity 
The responsivity of a photodetector is the electrical current divided by the 
incident optical power. The unit for responsivity is amperes per watt. Assuming 
all photons are converted to electron-hole pairs (100% quantum efficiency), we 
can derive the expression for the generated electric current from Eq. (2.6) and 
Eq. (2.7), where “P” stands for optical power and “Φ” stands for the photon flux. 
The result is shown in Eq. (2.8).  
𝑖𝑝ℎ = 𝑒Φ      (2.6) 
P = hvΦ       (2.7) 
𝑖𝑝ℎ =
𝑒𝑃
ℎ𝑣
       (2.8) 
However, instead of being 100%, the magnitude for the electric current is 
quantum efficiency “η”, illustrated in Eq. (2.9), where “ℛ” is the reflectance at the 
surface, “ζ” is the effective conversion from electron-hole pairs to photocurrent, 
“α” is the absorption coefficient, and “L” is the thickness of the photodiode. The 
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first factor in the quantum efficiency, (1 − ℛ), is the transmittance at the incident 
surface. The second factor ζ represents the capture efficiency of the generated 
electron-hole pairs depending on how many arrive to the depletion region and 
contribute to the electric current before the recombination. The third factor [1 −
exp (−αL)]  stands for the absorption of photon flux in the semiconductor 
material. The larger the thickness “L” is, the larger this factor will be. With the 
quantum efficiency “η” into Eq. (2.8), we can get the following expression Eq. 
(2.10) for electric current and Eq. (2.11) for responsivity: 
η = (1 − ℛ)ζ[1 − exp (−αL)]      (2.9) 
𝑖𝑝ℎ =
η𝑒𝑃
ℎ𝑣
= ℜP       (2.10) 
ℜ =
𝑖𝑝ℎ
𝑃
=
η𝑒
ℎ𝑣
= η
λ (μm)
1.24
 (𝐴/𝑊)    (2.11) 
 
 
Figure 2.8: The relationship of responsivity between wavelength “𝜆0 ”and quantum 
efficiency “η” [1]. 
 
The responsivity is a linear function of both the quantum efficiency and 
incident wavelength, which can be observed from the plot shown in Fig 2.8. 
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2.3.4 Response Time 
The response time of a photodetector is related to the transit-time and the 
RC time constant. Transit-time arises from the thickness of depletion of layer 
divided by the carrier drift velocity, plus any additional diffusion time for the 
carriers to reach the depletion layer. This parameter is an important factor that 
determines the response times of photodiodes. The transit time increases with 
the increasing width of the active area. The RC time constant is given by Eq. 
(2.12). The photodiode capacitance “C” and the resistance “R” of the load and 
series resistance produce the RC time constant. The capacitance of the 
photodiode is mainly made up of the junction capacitance and diffusion 
capacitance. The junction capacitance is shown in Eq. (2.13), where “A” stands 
for the junction area and “l” stands for the thickness of the depletion layer. 
Diffusion capacitance arises due to the charge stored outside the depletion area 
due to the minority carrier injection in a forward-biased photodiode. The value of 
this parameter depends on the minority carrier lifetime and the operating current 
[1]. For high speed operation, the photodiode capacitance should be kept as 
small as possible. The thickness of the depletion layer increases under 
reversed-biased mode of operation and decreases under forward-biased mode 
of operation. Therefore, the junction capacitance is smaller when the photodiode 
is reversed-biased. 
𝜏𝑅𝐶 = (𝑅𝐿 + 𝑅𝑆)𝐶      (2.12) 
𝐶 =
𝜖𝐴
𝑙
        (2.13) 
 However, there are some trade-offs between fast transit times and low 
RC time constant. A thinner depletion layer results in a shorter transit time, but 
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increases the depletion capacitance. A long diffusion length (or long carrier 
lifetime) improves collection efficiency because photons absorbed farther from 
the depletion region can diffuse to the depletion region. In order to improve the 
photodiode performance, an optimization to these parameters is necessary. 
This depends on the specific application, whether quantum efficiency, 
responsivity, or saturation current or speed are important.  
2.4 Front-side and Backside Illumination 
 A typical two dimensional photodiode array made up of rows and 
columns form the sensing area. As shown in Fig 2.9, a traditional image sensor 
is made of the front-illuminated photodiode (FIP) array, metal wiring, on-chip 
micro-lens and color filters. Due to the fabrication process sequence, metal 
wiring is placed on top of the photodetector and a micro-lens at the very top. 
However, in back-illuminated sensors the backside of the wafer is lapped to 
allow light to enter from the backside through the substrate. The wafer needs to 
be thin enough to allow the carriers that are absorbed near the backside to 
diffuse to the front side. Therefore, substrate has to be thinned to within one or 
two diffusion length of the carriers. Backside illuminated devices are able to 
capture more incident light without interference from the doped regions or 
contact metal traces, and improve the imaging quality under low-light conditions 
and short wavelengths. Backside illuminated detectors typically have much 
higher quantum efficiency, lower signal-to-noise (SNR), and a wider acceptance 
angle of incidence [4], however, due to the large distance the carriers have to 
travel to reach the depletion layer, the transit times are longer and the response 
times will be longer. However, this is acceptable in many imaging applications 
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where the response times do not have to be faster than the frame rates. Since 
back illuminated photodiode (BIP) allow for flip-chip mounting with individual 
access to every detector, these are the preferred format in custom imaging 
applications, such as medical imaging. One of the goals of this work is to 
develop a process for the fabrication of backside-illuminated blue-enhanced low 
cross-talk photodiode arrays suitable for medical imaging applications. 
 
Figure 2.9: Cross-sectional comparison of front-illuminated and back-illuminated 
structures [5]. 
 
The terms ‘front’ and ‘back’ are in reference to the light sensitive surface 
and the location of the p-n junctions. In front-side illuminated devices, the p-n 
junctions are located near the same surface where the light is incident. In 
back-side illuminated devices, the p-n junctions are on one side (front side), but 
the light is incident on the opposite side (back side). 
Compared to traditional FIP, BIP captures more light, reduces vignetting, 
scattering and diffraction caused by the topographic features and metal wiring. 
The structure of a conventional photodiode is illustrated in Fig 2.3. In FIP, the 
radiation will be incident on the front p-doped surface of the device. 
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Figure 2.10: The relationship between lifetime, diffusion length and donor density in 
n-type silicon at room temperature [22]. 
 
Figure 2.11: The relationship between lifetime, diffusion length and donor density in 
p-type silicon at room temperature [22]. 
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Since diffusion length is determined by the lifetime of minority carriers, 
different type of silicon leads to different diffusion lengths. According to Fig 2.10 
and Fig 2.11, we can see that under the same impurity concentration, diffusion 
length in p-type silicon (where electrons are minority carriers) is longer than in 
n-type silicon. Take the concentration of 1016𝑐𝑚−3  as an example. The 
diffusion length in p-type silicon is 5 × 10−2𝑐𝑚 (500m) whereas it is 2.5 ×
10−2𝑐𝑚 (250m) in n-type silicon. Therefore, photo generated carriers can 
travel longer in a p-type silicon substrate. In addition, the thickness of BIP 
should be much thinner than the diffusion length to collect more carriers and 
improve responsivity. This means the substrate has to be about 100m, or even 
thinner. If the diffusion length is much larger than the thickness of the substrate, 
electrons will be able to diffuse to the depletion region. 
2.5 Backside Illuminated Photodiode Modeling 
According to the discussion earlier, thin p-type silicon wafer with 80-100μm 
thickness and 1-20 ohm-cm was chosen as our substrate. By choosing a thin 
substrate, we also avoided having to lap and polish the wafer. Even though thin 
wafers are much more difficult to work, it was decided that this was a better 
option than lapping. This 80-100μm thickness is much smaller than the diffusion 
length of electrons in p-type silicon, which is 4 × 10−2𝑐𝑚 (i.e. 400μm). The 
modeled structure of a BIP is depicted in Fig 2.12. The light is incident on the 
device from the back side. Silicon nitride on the back side acts as an 
anti-reflection (AR) coating to prevent the light from reflecting off the surface. 
The thickness of this AR coating is designed properly for the wavelength 
operation. Although the ultimate desired wavelength is in the UV, we chose 
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λ=600 nm for our devices because they are much easier to test using existing 
light sources. According to Eq. (2.16) and Eq. (2.17), the required film thickness 
is 750 Å with a refractive index of 2, which is close to the refractive index of 
silicon nitride. The absorbed optical energy, which is larger than the bandgap 
energy of silicon (1.12 eV), enables photons to be absorbed by the substrate. 
Absorbed photons excite electrons from the valence band to the conduction 
band generating electron-hole pairs. When the electron-hole pairs arrive at the 
depletion layer, electrons and holes drift in opposite directions into the n region 
and the p region under the local electric field. Electrons are collected by the 
cathode on the front side and holes are collect by the anode on the back side.  
The silicon dioxide window in the front side is formed by plasma-enhanced 
chemical vapor deposition (PECVD) and it defines the doping area. Doped 
regions for this device was produced by ion implantation. For the n region, 
phosphorus ions are implanted with ion energy of 200 keV and dose of 5 ×
1013 𝑐𝑚−2. For p region, boron ions are implanted with ion energy of 15 keV and 
dose of 1 × 1015 𝑐𝑚−2 . An annealing step is then performed to allow the 
implanted atoms to become electrically activate as the dopant species. In this 
structure, n region and p region becomes cathode and anode respectively. 
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Figure 2.12: The model of backside illuminated photodiode. 
𝑛𝑓 = √𝑛𝑆𝑖 ∗ 𝑛𝑎𝑖𝑟 = √4 = 2 ≈ 𝑛𝑆𝑖3𝑁4   (2.16) 
𝑡𝑓 =
𝜆
4𝑛𝑓
= 75𝑛𝑚 = 750Å     (2.17) 
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CHAPTER III  
DESIGN AND FABRICATION OF BACKSIDE ILLUMINATED DEVICES 
 
 
3.1 Design and Simulation 
3.1.1 Mask Design 
Prior to the device fabrication effort we performed device design and 
simulation. As shown in Fig 3.1, the four mask drawings, made by CleWin3 
software, are for the front implant window, front contact window, top metal, back 
implant and metal contact window separately, based on the desired 
back-illuminated photodiode structure as depicted in Fig 2.13. The size of front 
implant window was chosen to be 500𝜇𝑚 × 500𝜇𝑚, the same size as the 
backside anti-reflection coating window. The front metal contact is smaller than 
front implant window, which is 400𝜇𝑚 × 400𝜇𝑚. Front implant mask and back 
implant mask are made with opposite polarity so that the p-type substrate gets 
implanted on the backside with additional Boron only in areas outside of the AR 
coated optical windows. The backside optical windows and the front side doping 
areas are made to be aligned with each other. The polarity was chosen such 
that colored areas in the mask indicates where UV will be transparent during 
exposure, and the white area will be opaque to UV light. 
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Figure 3.1: (a) Front implant window (b) Front contact window (c) Top metal (d) Back 
implant and metal contact window. 
3.1.2 SRIM Modeling Results 
Simulation results from SRIM (stopping and range of ions in matter) was 
used to predict the doping profile of implanted phosphorous ions (n region) and 
boron ions (p region) into p-type silicon substrate. The peak concentration and 
depth can help us determine the dose and thicknesses of the SiO2 layer inside 
and outside the implant window as shown in Fig 3.2. 
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Figure 3.2: (a) Front side implant area, SiO2=500A, 200keV, Dose: 5 × 1013 cm-2, 
Peak Concentration: 2.5 × 1018 cm-3 (b) Front side out of the implant area (c) Back side 
implant area, SiO2=500A, 15keV, Dose: 1015 cm-2, Peak Concentration: 1.5 × 1020 cm-3 
(d) Back side out of the implant area. 
3.2 Process Sequence of Backside Illuminated Detectors 
3.2.1 Starting Material 
The 3 inch, p-type (Boron doped), <100> oriented, double side polished 
silicon wafer with thickness of 80-100 μm  and resistivity of 1-20 ohm-cm 
(corresponding to the background concentration of 1016 𝑐𝑚−3) was chosen as 
the substrate. 
3.2.2 Surface Preparation and Cleaning 
The cleaning is necessary before each process, especially those involving 
high temperature operations. If the contaminant is left on the wafer, it will affect 
(d) (c) 
(a) (b) 
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the result and lower the quality because the contaminant may react and 
diffusion into the wafer at an elevated temperature. At that point it will become 
impossible to remove these contaminants.  
The standard three solvent method was used for cleaning in sequence, 
which was acetone, methanol, and 2-Propanol (IPA) respectively. The reason 
for this sequence is that methanol can take away the residue of acetone and IPA 
can wash methanol away and evaporate.  
3.2.3 PECVD Oxide on Front-side 
Plasma enhanced chemical vapor deposition (PECVD) produces a highly 
uniform and dense layer as shown in Fig 3.3 which is ideal to block the dopants 
during ion implantation. According to the SRIM simulation result from Fig 3.2 (b), 
the thickness required to block phosphorous should be thicker than 5000Å. The 
process was carried out at 350℃ with SiH4 and N2O using a Unaxis 790 
PECVD tool. After flowing reacting gases for 40 minutes, silicon dioxide of 
5800Å was formed on top side of the substrate which was verified with a stylus 
profiler and optical reflectance measurements.  
 
Figure 3.3: PECVD oxide deposition for phosphorous implant window. 
 
Another thin oxide layer with the thickness of 536 Å, as seen in Fig 3.4, was 
deposited after the sequence of 3.2.5. The purpose of this layer is to serve as a 
de-channeling film to avoid high energy ion from traveling through crystal voids. 
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It also helps to keep the dopants from loss during annealing. 
 
Figure 3.4: PECVD thin oxide for de-channeling. 
3.2.4 Front-side Photolithography for Phosphorous Implant 
This photolithography process is to define the geometric pattern of the 
implant window on the silicon dioxide. Several steps, including surface 
preparation, spin coating, pre-bake, alignment, exposure, development, and 
post-bake are the main steps in a photolithography process. Then the 
photoresist can be used as a masking film for further processing. After that, the 
photoresist can be stripped and discarded. 
After PECVD oxidization, the wafer was primed with HMDS 
(hexamethyldisilazane) vapor, which served to promote adhesion to the surface. 
HMDS vapor prime cycles were operated at 150℃ for 600 seconds. Then 
photoresist SPR-955 was coated to the substrate uniformly at 2000 rpm for 30 
seconds. Photoresists are made up of resin, photoactive compound and solvent. 
Pre-bake was then carried out at 100℃ for 90 seconds on the hot plate. The 
purpose of this step was to evaporate the solvent which affects the 
photosensitivity if it stays in the film. The substrate was then loaded into the 
Mask/Bond Aligner and exposed through a mask as seen in Fig 3.1(a), where 
the colored areas were transparent under UV light and opaque everywhere. 
During the UV exposure, the dose of 600 mJ was illuminated through the 
photomask to the substrate for 30 seconds at the power of 20 mW. In the 
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exposed areas of photoresist, chemical reaction occurs to the photoactive 
compound and it produces carboxylic acid which when combined with the resin 
increases the solubility in a developer. The next step was development 
performed in a Laurell EDC 650 Spray Developer. The substrate was rinsed by 
MF-319 type of photoresist developer for 45 seconds. After development, 
post-bake was followed. This helped to stabilize and harden the developed 
geometry. Post-bake was performed at 100℃ for 90 seconds on the hot plate 
as well. 
 
Figure 3.5: Spin coating SRP-955 on top side. 
 
 
Figure 3.6: Top view and side view of the substrate after UV exposure and 
development. 
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Figure 3.7: Microscope image of the substrate after UV exposure and development. 
3.2.5 Buffered Oxide Etch (BOE) for Detector Windows 
The photoresist pattern serves as a mask for the oxide etch step. This is 
performed in a pre-diluted solution of BOE (buffered oxide etch). The substrate 
was dipping into the bath of NH4F:HF=6:1 solution for 130 seconds because the 
etch rate was previously calibrated to be about 45 Å/s. After reacting with HF, 
the wafer was rinsed in DI water. 
 
 
Figure 3.8: Top view and side view of the substrate after BOE. 
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Figure 3.9: Microscope image of the substrate after BOE. 
3.2.6 Phosphorous Implantation 
After stripping the photoresist on the top, the wafer was sent to an external 
vendor (CuttingEdge Ions LLC) for the phosphorous implant. The implantation 
condition was as simulated in SRIM. The implanted species was phosphorous 
with ion energy of 200keV, dose of 5 × 1013𝑐𝑚−2, and peak concentration of 
2 × 1018𝑐𝑚−3 . A small tilt angle of 5-deg was also specified to improve 
dechanneling. 
 
 
Figure 3.10: Top view and side view of the substrate after phosphorous implant. 
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Figure 3.11: Microscope image of the substrate after phosphorous implant. 
3.2.7 PECVD Oxide on Backside 
According to the result from Fig 3.2 (d), the thickness of SiO2 required to 
block boron had to be thicker than 2000Å. After flowing silane and nitrous oxide 
for 1020 seconds, 2710 Å of SiO2 was formed on the back side of the substrate. 
After photolithography and BOE, another PECVD thin oxide layer of 514 Å was 
produced for de-channeling on the backside. 
 
Figure 3.12: PECVD SiO2 on back side for boron implant window. 
 
Figure 3.13: PECVD thin oxide for de-channeling. 
3.2.8 Backside Photolithography for Boron Implant 
Similar to previous photolithography process on top side, photoresist 
SPR-955 was spin coated and photomask shown in Fig 3.1 (d) was used during 
UV exposure. 
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Figure 3.14: Spin coating SRP-955 on back side. 
 
 
Figure 3.15: Bottom view and side view of the substrate after UV exposure and 
development. 
 
Figure 3.16: Microscope image of the substrate after UV exposure and development. 
3.2.9 BOE for Boron Implant Window 
After back side photolithography, the front side was protected with a 
uniform layer of photoresist and the substrate was dipping into the bath of 
NH4F:HF mixture of 6:1 solution for 55 seconds and the etch rate was about 49 
Å/s. 
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Figure 3.17: Bottom view and side view of the substrate after BOE. 
 
Figure 3.18: Microscope image of the substrate after BOE. 
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3.2.10 Strip Photoresist and Etch Silicon 
The next step was to strip the photoresist, and the oxide layer was ready to 
serve as a boron implant mask. To avoid having to do backside alignment during 
all subsequently photolithography steps (which is more difficult than front side 
alignment), the silicon on the backside was dry etched in a plasma etching 
chamber of Unaxis Shuttleline. The principle of dry etch is based on ion 
bombardment and chemical reaction. Since the ions are charged particles under 
an electric field, they will be incident on the surface at normal incidence. As a 
result, the anisotropic etch profile was produced to be a marker for further 
alignment. In our case, a shallow etch for 60 seconds under SF6, C4F8, and Ar 
mixture of 13:27:10 was performed. 
 
 
Figure 3.19: Bottom view and side view of the substrate after stripping the photoresist. 
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Figure 3.20: Microscope image of the substrate after stripping the photoresist. 
 
 
Figure 3.21: Bottom view and side view of the substrate after dry etch of silicon. 
 
Figure 3.22: Microscope image of the substrate after dry etch of silicon. 
3.2.11 Boron Implantation 
The wafer was sent to CuttingEdge Ions LLC for the second time to implant 
boron. The implantation condition was as simulated in SRIM. The implanted 
species was boron with ion energy of 15 keV, dose of 1 × 1015𝑐𝑚−2, and peak 
concentration of 1.5 × 1020𝑐𝑚−3 . The energy in this case was significantly 
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smaller because we only needed a high concentration near the surface to act as 
an ohmic contact. 
 
Figure 3.23: The substrate after boron implant. 
3.2.12 Rapid Thermal Annealing 
After receiving the wafer back, annealing was done to recrystallize the 
damaged layer during implantation, and electrically activate the implant species 
[28]. This annealing process was performed by Solaris 100 RTA at 1200℃ for 
30 seconds. Fig 3.24 shows the temperature profile during this annealing 
process, where the white line was the profile of real temperature and green line 
was the PID adjusted lamp temperature which adaptively learns the pattern to 
produce the programmed temperature. 
The next step was to strip the silicon dioxide on the backside by BOE. In 
order to protect the geometric patterns on the front side, a uniform photoresist 
coat was used as a protective layer.  
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Figure 3.24: Solaris RTP process history. 
 
 
 
 
 
Figure 3.25: Bottom view and side view of the substrate after annealing and stripping 
SiO2. 
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Figure 3.26: Microscope image of the substrate after annealing and stripping SiO2. 
3.2.13 PECVD Anti-reflection Coating on Backside 
As discussed and calculated earlier in Chapter II, 750Å of silicon nitride 
was formed on backside to prevent the reflection of 600nm wavelength. It took 
440 seconds at 350℃ to produce and deposit the silicon nitride on the bottom 
surface. The gases used during this process were SiH4, NH3 and N2. 
 
 
Figure 3.27: Bottom view and side view of the substrate after silicon nitride deposition. 
 
Figure 3.28: Microscope image of the substrate after silicon nitride deposition. 
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3.2.14 Backside Photolithography for Metal Contacts and BOE for 
Anti-reflection Coating 
Then another photolithography for anti-reflection coating around backside 
illumination area was done using the photomask shown in Fig 3.1 (d). For 
stripping the silicon nitride with BOE took around 75 seconds, which was in 
agreement with our previously calibrated etch rates. 
 
Figure 3.29: The substrate after spin coating SRP-955 on back side. 
 
Figure 3.30: The substrate after UV exposure and development. 
 
Figure 3.31: Microscope image of the substrate after photolithography. 
 
Figure 3.32: The substrate after BOE strips AR coating. 
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3.2.15 Backside Metal Deposition 
In order to form ohmic contacts, we used Aluminum-Silicon alloy (with 2% 
Si) as the contact metal instead of pure aluminum so that the effect of aluminum 
spiking can be reduced [24]. Before metal deposition, Technics Planar-Etch II 
was used with oxygen and argon to clean the remaining photoresist outside the 
pattern, known as a descum ashing step. A Denton Vacuum Explorer 14 was 
used to run a 40 minute sputtering process to deposit Al-Si alloy around 1000Å. 
 
Figure 3.33: The substrate after deposit contact metal Al-Si. 
3.2.16 Backside Lift-off 
The metal lift-off process was completed by immersing the sample in 
Microposit Remover 1165 on hot plate and using cotton swab dipped by acetone 
to clean the leftover. 
 
 
Figure 3.34: Bottom view and side view of the substrate after metal lift-off. 
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Figure 3.35: Microscope image of the substrate after metal lift-off. 
3.2.17 Front-side Photolithography for Contacts Window and BOE for 
Silicon Oxide  
Another photolithography was done on the front side using the front contact 
photomask in Fig 3.1 (b). Then BOE was used to etch off silicon oxide in the 
contact regions, for around 150 seconds of etch time 
 
Figure 3.36: The substrate after spin coating SRP-955 on top side. 
 
Figure 3.37: The substrate after UV exposure and development. 
 
Figure 3.38: Microscope image of the substrate after UV exposure and development. 
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Figure 3.39: The substrate after etching off silicon oxide. 
 
Figure 3.40: The substrate after stripping off the photoresist. 
3.2.18 Front-side Photolithography for Metal Contacts 
The last photolithography was done on the front-side using the top metal 
photomask in Fig 3.1 (c). 
 
Figure 3.41: The substrate after front-side photolithography. 
 
Figure 3.42: Microscope image of the substrate after front-side photolithography. 
3.2.19 Front-side Metal Deposition 
To form a low-resistance ohmic contact, metal was carefully selected. 
Titanium was deposited for a barrier metal to keep the Aluminum-Silicon alloy 
from interdiffusing into silicon substrate. Titanium deposition was run at 180 
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Watts RF power for 160 seconds. The expected thickness was around 100Å. 
The base pressure was kept low to avoid the oxidation of titanium. Another 
Aluminum-Silicon deposition was followed. The sputtering process was taken at 
50 Watts DC power for 40 minutes, expected for 1000 Å thickness. 
 
Figure 3.43: The substrate after Ti/Al-Si deposition. 
3.2.20 Front-side Lift-off 
Similarly as backside lift-off, the sample was immersed in Microposit 
Remover 1165 on hot plate and wiped by acetone dipped cotton swab. 
 
Figure 3.44: The substrate after lift-off. 
 
Figure 3.45: Microscope image of the substrate after lift-off. 
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Figure 3.46: Fabricated backside illuminated device; (a) Front-side surface; (b) 
Backside surface. 
 
The ultrathin silicon wafer was extremely difficult to handle, and broke 
several times during processing. We proceeded with the broken pieces anyway, 
and was able to realize a reasonably sized piece of about 1” x 2” for testing. 
 
(a) (b) 
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CHAPTER IV  
DESIGN AND FABRICATION OF FRONT-SIDE ILLUMINATED DEVICES 
 
4.1 Diffusion Doping and Thermal Oxidation Study 
In order to form p-n junctions, thermal diffusion is an alternative doping 
method to ion implantation. For many years, diffusion was the primary method 
for introducing impurities, such as boron and phosphorus, into semiconductor 
materials such as silicon to control the majority carrier type and resistivity of 
layers formed in the wafer [7]. Diffusion source can be gas, solid or liquid. For 
these three sources, diffusion can happen both inside and outside the substrate. 
To create a doped area, a wafer needs to be patterned and a masking film 
should be placed on top of the silicon. Source material is then transported into 
the surface by an inert gas carrier such as nitrogen. Next, it would react with the 
surface and produce dopant atoms. Based on the solid solubility limit, the 
deposited dopants would dissolve into the surface and begin diffusion as 
function of time and temperature according to Eq. (4.3) and (4.4). Hence, the 
surface concentration is limited by the solid solubility limit. 
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Figure 4.1: Schematic for the solid as vapor source [23]. 
 
In our case, the 3 inch, n-type (phosphorous doped), <100> oriented silicon 
wafer with a thickness of 350-400 μm  and resistivity of 1-20 ohm-cm 
(corresponding to the background concentration of 1015 𝑐𝑚−3) was chosen as 
the substrate and BoronPlus GS-278 from Techneglas was chosen to be the 
solid diffusion source. This solid source is a ceramic shaped in a 3” wafer format 
which evolves boron oxide when heated to high temperatures. Fig 4.1 displays 
the layout of the diffusion chamber. Both the Boron source and the silicon 
wafers were placed in the diffusion tube, which is a Dual Zone 1200°C Split 
Tube Furnace with a 4-inch diameter Quartz tube. The B2O3 evaporates from 
the solid source and deposits on the silicon wafer surface. Here it reacts with the 
silicon to release pure boron and silicon oxide: B2O3 + 3 Si → 4 B + 3 SiO2. 
According to the product brochure, GS-278 is produced from a glass mainly 
containing B2O3 and other impurities. It would deposit a highly pure B2O3 
glassy film on silicon. Under the condition of constant-source diffusion type, 
since the diffusion coefficient increases as the temperature increases, dopant 
atoms would move deeper into silicon under higher temperature. The required 
diffusion temperature ranges from 1100 to 1175℃. Due to the extreme 
sensitivity of the diffusion coefficient to temperature, it was important to maintain 
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a temperature accurate within 5-10 degrees. Therefore we had to perform 
several calibration runs at the wafer location with the exact wafer configurations 
and gas flows.  
   
Figure 4.2: Techneglas Spreading Resistance Profiling measurement result from 
Solecon Laboratories, Inc. 
 
Fig 4.2 is a good reference to begin with the diffusion doping study. It shows 
using GS278 source at 1150℃ for 3 hours while flowing 99% nitrogen and 1% 
oxygen, there would be around 8μm junction depth under the silicon surface, 
where the junction depth was defined by the intersection of the diffused impurity 
profile with the background concentration. 
The Low Temperature Oxidation (LTO) cycle shown in Fig 4.3 is an 
important step after the dopant diffusion. The function of LTO is to oxidize the 
silicon-boron layer and a thin layer of silicon below it so that B2O3 and SiO2 are 
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created. This oxidization will immobilize most of the crystal defects in the oxide 
[8], and they will can be washed away during wet etch in BOE. Without this step, 
the excess Boron will be difficult to remove and will leave a stain on the silicon 
surface which can affect the electrical and optical properties. 
 
Figure 4.3: LTO cycles after diffusion doping [9]. 
4.2 Thermal Oxide (Contact Angle Measurements and HMDS) 
At first there was some concern if PECVD oxide will be able to effectively 
block the boron diffusion at 1150C, especially since the PECVD oxide is grown 
at 350C. Thermal oxide is by far the most superior form of silicon dioxide, so it 
was decided to explore this option in addition to the PECVD oxide. 
Thermal oxidization of silicon is a way to grow a thin oxide layer on the 
wafer surface. There are two types of the growth of SiO2, one using pure 
oxygen and the other using water vapor, which are referred to as dry and wet 
oxidation respectively [10]. The principle is as followed: 
• Si + O2 → SiO2     Dry oxidation 
• Si + 2H2 O → SiO2 + 2H2  Wet oxidation 
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Dry oxidization rates are very slow, so it is only used to form very thin films. 
However, it is the better quality and more dense than wet oxidation. Wet oxide 
grows faster since water vapor has larger diffusivity into silicon than oxygen, so 
wet oxidization is preferred for thicker layers. Compared to all other oxides, 
thermal oxides are considered to be the perfect performance due to their 
conformity, small diffusivity, and high-temperature endurance.  
According Fig 4.4, we can figure out the minimum thermal oxide mask 
thickness required to prevent dopant atoms from diffusing through the film. 
 
Figure 4.4: Left: Thermal oxide thickness versus oxidation time for dry and wet oxidation; 
Right: Required mask thickness versus diffusion time under different temperature and 
diffusion source [10]. 
 
To perform lithography on the oxide, a priming step is always required. This 
is most commonly done with HMDS (hexamethyldisilazane). The purpose of this 
step is to increase adhesion to the surface during develop and wet etch and 
convert the hydrophilic surface to a weakly hydrophobic state. Without this step, 
the photoresist might lift off, or the BOE may diffuse under the resist and cause 
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severe undercutting and lifting. Initially, all of the lithography processes on the 
dry thermal oxide failed during the BOE etch. It was suspected that this was due 
to HMDS being less effective on dry thermal oxide compared to PECVD oxide 
possibly due to the lack of hydrogen in the dry thermal oxide. Hence, a study 
was required to examine the effectiveness of HMDS on the different oxides.  
Basically, HMDS reacts with the OH terminations on silicon to produce a 
strong Si-O chemical bond accompanied by the release of hydrogen in the form 
of NH3. After dehydration baking under vacuum, the wafer is exposed to vapor 
phase HMDS while the temperature is held at 150℃. The equipment we use is 
Yield Engineering System 3TA vacuum oven, and the process cycles are shown 
in Fig 4.5.  
Figure 4.5: Typical YES-58TA HMDS vapor prime process cycles [11]. 
 
The most common way is to spin coat liquid phase HMDS and bake at 110 
to 120℃. However, the vapor phase HMDS forms the optimum mono-layer 
surface to improve the adhesion better [12]. Contact angle measurements using 
de-ionized water droplet are taken to predict the surface hydrophobicity. For a 
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wet etch process, an optimum contact angle is usually between 45 and 70 
degrees. The results from different treatments are shown in Fig 4.6 and Fig 4.7. 
It can be seen that priming the surface under vapor phase HMDS do have larger 
contact angles and better surface hydrophobicity than the liquid phase. We also 
compared the surface of thermal oxide with PECVD oxide, and found that 
PECVD oxide reached a higher contact angle of 54-deg and the dry thermal 
oxide reached 45-deg. The liquid phase treatment only produced 30-deg. Our 
data supports the theory that liquid phase application is less effective than vapor 
phase. More importantly, the dry thermal oxide is less effective than PECVD 
oxide, which explains the difficulties we encountered with BOE etching of the 
oxide.  
 
Figure 4.6: Contact angle measurement of thermal oxide surface. Left: after apply liquid 
phase HMDS and bake at 120℃, the contact angle is 30 degree; right: after vapor phase 
HMDS for 15 minutes at 150℃, the angle is 45 degree. 
 
Figure 4.7: Contact angle measurement of PECVD oxide surface after vapor phase 
HMDS for 10 minutes at 150℃, the angle is 54 degree. 
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4.3 Diffusion Modeling 
Fick’s first law, represented by Eq. (4.1), explains the one-dimensional 
diffusion process. The diffusive flux has a magnitude proportional to its spatial 
concentration gradient, 
J=-D ∂N/∂x        (4.1) 
where J is the particle flux , which in this case are the dopant atoms 
(atoms/𝑐𝑚2sec), N is the concentration of the dopants (atoms/𝑐𝑚2), and D is the 
diffusion coefficient ( 𝑐𝑚2 sec-1). The diffusion flux flow is in the opposite 
direction to the spatial concentration gradient [25]. 
Fick’s second law, Eq. (4.2), demonstrates that the increase in 
concentration with time is equal to the difference between the flux into the 
volume and the flux out of the volume. 
𝜕𝑁
𝜕𝑡
= 𝐷
𝜕2𝑁
𝜕𝑥2
        (4.2) 
In these equations, the diffusion coefficient D is assumed to be independent 
of position and concentration. Eq. (4.2) is a partial differential equation which 
can be solved using a number of different techniques, including numerical 
methods. Different two types of diffusion mechanism, each with a different 
boundary condition. One is the constant-source diffusion, another one is the 
constant-total-dopant diffusion. The first type has a constant surface 
concentration throughout the diffusion process (which effectively assumes an 
unlimited amount of dopant atoms available for diffusion). The second type has 
a fixed amount of total impurity species, which results in a declining surface 
concentration as the diffusion proceeds [7]. In our case, we assume the 
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constant-source diffusion type. The solution of equation (4.2) is given by the 
error function given in Eq. (4.3). The diffusion coefficient as a function of 
temperature is given by Eq. (4.4), where 𝐷0  is the maximum diffusion 
coefficient and 𝐸𝐴 is the activation energy. Table 4.1 lists values of 𝐷0 and 𝐸𝐴 
corresponding to each dopant element. 
N(x, t) = 𝑁0𝑒𝑟𝑓𝑐(𝑥/2√𝐷𝑡)     (4.3) 
  Table 4.1: Typical diffusion coefficient values for a number of impurities [7]. 
𝐷 = 𝐷0 exp (−
𝐸𝐴
𝐾𝑇
)       (4.4) 
𝑁0 is the surface concentration. The diffusion depth increases with the 
product of diffusion coefficient and time. The complementary error function 
distribution is shown in Fig 4.8 where the diffusion coefficient is assumed to be 
constant and each color represents the dopant distribution at increasing time 
intervals. In order to verify the p-n junction depth, Matlab is used to plot the 
diffusion doping result. Coding is provided in the Appendix. 
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Figure 4.8: A constant-source boron diffusion in silicon at 1150 Celsius. 𝑁0 remains 
1020 atoms/cm2, and the boron diffusion moves deeper into the silicon as the time increases; 
𝑇𝑖𝑚𝑒𝑟𝑒𝑑 : 1 hour < 𝑇𝑖𝑚𝑒𝑔𝑟𝑒𝑒𝑛: 2 hours <𝑇𝑖𝑚𝑒𝑏𝑙𝑢𝑒: 3 hours; The black line is the background 
concentration: 1015 atoms/cm2. 
4.4 Diffusion Furnace Operation Sequence 
4.4.1 Mask Design 
As with the backside illuminated devices, CleWin3 software was used to 
design a set of photomasks for the fabrication of thermally diffused photodiode 
array. For all these masks, where there is color the mask is transparent to UV, 
and photoresist on these regions would be dissolved during development. Fig 
4.9 (a) is the mask for boron diffusion, and the size of each doping window is 
500𝜇𝑚 × 500𝜇𝑚 . After boron diffusion and anti-reflection coating, a 
photolithography using Fig 4.9 (b) would be done to open the contact areas. The 
size of each contact is 300𝜇𝑚 × 300𝜇𝑚. Another photolithography using Fig 4.9 
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(c) is then followed to define the pattern for the metal traces. The last mask is for 
making nanowires on a select few photodiodes so that a side-by-side 
comparison could be made of their performance. This process is done with the 
metal-assisted chemical etching (MACE). The size of the nanowire area is the 
same as the metal contact area. 
 
Figure 4.9: (a) Doping window; (b) Contact window; (c) Metal lift-off window; (d) MACE 
window. 
 
 
 
 
(a) (b) 
(c) (d) 
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4.4.2 Temperature Calibration 
Since the diffusion process is extremely sensitive temperature, it is 
necessary to calibrate the temperature inside tube. The thermocouple in this 
furnace is in contact with the outside surface of the quartz tube. In order to 
ensure that the temperature is nearly same inside and outside the tube, we 
inserted an extra thermocouple internally and ran a computer program to ramp 
up the temperature to 1000℃, held for 15 minutes, and then ramped down to the 
room temperature, while flowing the gases at the same rate during an actual 
process. The result of the set point values, external thermocouple readings, and 
the inserted thermocouple reading are showed in Fig 4.10. It was found that the 
inserted thermocouple followed the external thermos couple fairly well, and the 
temperature difference between inside and outside the tube was almost 
negligible. When temperature was held constant at 1000 °C, the largest 
difference was only 14 °C. 
 
Figure 4.10: Programmed temperature versus time. SV: setting values; PV: values of 
existing thermocouple; IV: values of inserted thermocouple. 
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4.4.3 Source Preparation 
Before the doping procedure, the BoronPlus sources should be carefully 
aged. The GS-278 Boron source is placed into the tube furnace at 1150℃ for 2 
hours according to Fig 4.11 with 3 lpm 75% nitrigen and 25% oxygen during the 
aging step. As seen in Fig 4.12, the dopant source is placed on the quartz wafer 
carrier with two silicon dummy wafers on both sides. The intent of the aging 
process is to remove all moisture and establish a uniform rate of B2O3 evolution 
rate at the chosen deposition temperature [13]. After each use, the sources are 
recommended to be stored in the dry environment since the absorption of even 
small amount of moisture would be detrimental. In our case, we stored them in a 
vacuum desiccator. 
 
Figure 4.11: Recommended minimum aging time [13]. 
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Figure 4.12: Setup for the preparation cycle. 
4.4.4 Process Sequence of Front-side Illuminated Detectors 
Table 4.2: Different treatment and fabrication process of thermal diffusion photodiodes. 
Sample#\Parameters Growth 
of 
Oxide 
Mask 
Boron 
Diffusion 
Temperature 
& Time 
LTO 
Begins 
Metal 
Contact 
Anneal 
1 PECVD 1150℃/2hrs Once 
temp 
ramp 
down 
Al-Si 500℃/60s 
RTA 
2 PECVD 1150℃/2hrs No LTO Al-Si 500℃/30min 
Tube Furnace 
3 Dry 
Oxide 
1150℃/2hrs Temp 
ramp 
down to 
1000℃ 
Al-Si Not annealed 
4 Dry 
Oxide 
1150℃/2hrs 15min 
before 
ramp 
down 
Al-Si 500℃/60s 
RTA 
5 PECVD 1150℃/2hrs 15min 
before 
ramp 
down 
Ti/Al-Si 500℃/60s 
RTA 
6 PECVD 1050℃/2hrs 15min 
before 
ramp 
down 
Ti/Al-Si 500℃/60s 
RTA 
 
Table 4.2 contains a summary of every trial we did to achieve the 
successful formation of p-n junction photodiodes. Generally speaking, the 
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fabrication procedure can be divided into several parts including the growth of 
oxide mask, photolithography for doping windows, oxide wet etch to open the 
windows, impurity diffusion, oxide wet etch to strip the mask, anti-reflection 
coating, photolithography for contact window, silicon nitride wet etch to open the 
contact windows, photolithography for metal traces, metal deposition, anneal, 
and finally packaging and wire bonding. Fig 4.13 illustrates these process in 
detail. 
For all trials of front-side illuminated devices, we tried PECVD or dry 
oxidation for mask, different temperature while diffusion doping to form deep or 
shallow p-n junctions, varied the conditions to begin with the LTO process, metal 
contact material Al-Si with or without barrier metal Ti, and different tools used for 
the contact metal anneal. The measured I-V characteristics and responsivity 
results from these six samples will be discussed in next chapter. 
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Figure 4.13: Front-side illuminated device fabrication procedure. 
 
Let’s consider the growth of oxide first. An oxide mask has to be deposited 
on the wafer surface to serve as diffusion barrier outside the detector window. 
Starting from an n-type silicon wafer, PECVD was done on sample #1 and #2 to 
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deposit SiO2 of around 5000A. Dry oxidation was also tried on sample #3 and 
#4 to form SiO2. According to the results from contact angle measurement, both 
of methods forms a high quality hydrophobic surface. However, dry oxidation is 
a significantly longer process than PECVD oxide formation. 
After HMDS priming and photolithography, the n-type silicon wafer was 
ready to be doped in the furnace. Fig 4.14 shows the setup of the boron diffusion 
chamber. To avoid too much heat transmission, two ceramic and one glass 
thermal blocks were added on each side inside the quartz tube. According to the 
estimated doping profile from Matlab and an online calculator from BYU [14], 
boron diffusion at 1150℃ for two hours was expected to form a junction depth 
around 3.4 μm whereas boron diffusion at 1050℃ for two hours can form a 
shallower junction around 1μm. The diffusion process for deep junction is as 
seen in Fig 4.15. The temperature was set to ramp up to 1150 ℃ and held for 
two hours and then ramped down to 100℃. Similarly, for the shallow junction, 
the temperature was set to ramp up to 1050℃ and held for two hours. During this 
process, 99% nitrogen and 1% oxygen was used during ramping up and holding 
temperatures. The LTO cycles began with 100% oxygen followed by 100% N2 
during the cool-down. 
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Figure 4.14: Setup for the diffusion doping cycle. 
 
Figure 4.15: Doping process. 
 
Fig 4.16 illustrates the different results after the boron diffusion and BOE 
etch under varied conditions of the LTO process. It can be seen that beginning 
the LTO step either during the ramp down or 15min before the ramp down works, 
as evidence by the effective removal of all the Si-B products during the BOE 
etch. However, with no LTO treatment as well as starting the LTO when 
temperature had ramped down to 1000℃ led to some boron leftover on the 
surface. 
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Figure 4.16: Microscope images of the substrate after 1150℃/2hrs boron diffusion and 
BOE; (a) LTO begins when temperature ramps down; (b) No LTO; (c) LTO begins when 
temperature ramps down to 1000℃; (d) LTO begins 15min before temperature ramps down. 
 
For the contact metal, we selected Al-Si alloy (1% silicon). The silicon 
content is known to reduce the effect of silicon diffusing into the aluminum 
creating voids and aluminum spiking [26]. According to the I-V measurement 
results, devices from sample #1 to #4 before anneal showed successful p-n 
junction formation. However, all of those devices became electrically shorted 
after anneal. We believe all of these devices suffered aluminum spiking despite 
the silicon content in the aluminum sputter target. Therefore, for sample #5 and 
#6, we deposited a thin layer of Ti around 100Å and then deposited the Al-Si of 
1000Å. Ti is sometimes used as a barrier to prevent the diffusion of silicon into 
the aluminum metal layer [15]. Fig 4.17 shows the microscope images for the 
photoresist processing and metal deposition steps. The successful 
demonstration of the device performance after anneal will be discussed in 
(a) (b) 
(c) (d) 
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Chapter V. 
 
Figure 4.17: Microscope images of the substrate; (a) After photolithography for metal 
traces; (b) After Ti/Al-Si deposition; (c) After lift-off. 
 
Metal lift-off was followed by annealing to alter the metal-semiconductor 
bond and reduce Schottky barrier height. We attempted this process by both 
Solaris 100 RTA and the quartz Tube Furnace. Sample #1, #4, #5, #6 were 
exposed to a rapid thermal anneal of 500℃ for 60 seconds. Sample #2 were 
annealed in the tube furnace 500℃ for 30 minutes. From the I-V curves of 
sample #1, #3, #4, and #2 without barrier metal, we can tell that the annealing 
tool (or time) does not matter much since both devices were found to be 
electrically shorted after annealing. 
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4.5 Sheet Resistance Study 
4.5.1 Sheet Resistance Theory 
The resistance of any bulk material can be described by its bulk resistivity ρ 
as shown in Eq. (4.5), where ρ represents the resistivity of the material, L is the 
length and A is the cross sectional area. The inverse of resistivity is called 
conductivity σ. In device microfabrication on a thin films or where the resistivity 
may be a strong function of depth, sheet resistance is a more convenient 
measure of resistance than bulk resistivity. By combining the resistivity and 
thickness, it will become Eq. (4.6), where W is width and t is thickness. Sheet 
resistance can be written as Eq. (4.7) [16]. 
R =
𝜌𝐿
𝐴
       (4.5) 
R = (
𝜌
𝑡
)
𝐿
𝑊
 = Rs*
𝐿
𝑊
     (4.6) 
Rs= 
𝜌
𝑡
        (4.7) 
The unit for sheet resistance is "ohms per square," whereas bulk resistivity 
is in “ohms per centimeter.” For diffusion doped silicon, the sheet resistance is 
defined by the average resistivity of the material as shown is Eq. (4.8), where σ 
is represented by Eq. (4.9), where q is the charge carrier, μ is the carrier 
mobility, n and p are the concentration of electrons and holes respectively. 
Sheet resistance can be solved by Eq. (4.10), where 𝑥𝑗 is the junction depth, 
N(x) is the net impurity concentration. 
     𝜌 = 1
𝜎
        (4.8) 
𝜎 = 𝑞(𝜇𝑛𝑛 + 𝜇𝑝𝑝)     (4.9) 
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𝑅𝑆 =
𝜌
𝑥𝑗
= (𝜎𝑥𝑗)
−1 =
1
∫ 𝜎(𝑥)𝑑𝑥
𝑥𝑗
0
=
1
∫ 𝜇𝑞𝑁(𝑥)𝑑𝑥
𝑥𝑗
0
   (4.10) 
Sheet resistance is normally measured by the four-point probe technique. 
Fig 4.18 is the schematic of the four point probe [17], where s is the probe 
spacing. Current source is provided for the outer two probes and the inner two 
probes measure the voltage across them. Sheet resistance can be expressed 
as Eq. (4.11). 
 
Figure 4.18: Schematic of four point probe method [17]. 
𝑅𝑆 = 4.53 ×
𝑉
𝐼
     (4.11) 
4.5.2 Sheet Resistance Measurements and Estimated Doping Profile 
We purchased the probe head from Signatone, Inc. and built a custom 
resisitivity measurement system around it. Taking measurements requires the 
following steps: 
1. Place the sample on the stage. 
2. Move the probe head down until it touching the surface. 
3. Record the value of current and voltage, plug into Eq. (4.11). 
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 Table 4.3: Sheet resistance measurement results. 
 
Two samples from two thermal oxidation trials and one undoped silicon 
wafer were measured above as seen in Table 4.3. Resistivity was calculated by 
Eq. (4.7), and the wafer thickness was 350 to 400μm. Based on the result from 
the n-type undoped wafer, the background concentration is around 1015𝑐𝑚−3. 
The results from the two doped wafers are almost the same. Since sheet 
resistance is a strong function of impurity concertation, the surface impurity 
concentration can be calculated. Once sheet resistance and surface 
concentration are known, we can estimate the doping profile according to the 
diffusion model. According to Fig 4.6, the surface concentration of boron should 
be close to 1020𝑐𝑚−3, at 1150℃ for 2 hours, the mathematical doping profile is 
shown in Fig 4.19. 
Restivity(ohm-cm) Measured Sheet 
Resistance (ohm)
V(mV) I(mA) Concentration(cm-3)
N-type wafer 1.0-20.0 297 5.64 0.086    1e15
P-doped wafer #1 0.051-0.058 1.461 16.89 52.37    1e17-1e18
P-doped wafer #2 0.051-0.058 1.448 17.34 54.25    1e17-1e18
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Figure 4.19: Estimated doping profile of boron in n-type silicon simulated by Matlab. 
4.6 Characteristics of the Shallow Junctions 
As seen in Fig 4.20, for wavelengths shorter than 400nm, the penetration 
depth for 90% absorption at room temperature is less than 0.5μm. Hence, in 
order to get high sensitivity at short wavelengths, the p-n junction has to be 
closer to the surface.  
The recombination rate R depends on the minority carrier lifetime shown in 
Eq. (4.12), where ∆n is the excess minority carrier concentration. Diffusion 
length L is also related to the recombination, and it can be expressed as Eq. 
(4.13) which means the average distance a carrier can move from where it is 
generated to where it is recombined. Diffusion length L is proportional to carrier 
the lifetime τ, and D is the carrier diffusivity in silicon, as seen in Eq. (4.14). 
Heavily doped areas have greater recombination rate and would lead to shorter 
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carrier lifetimes and diffusion lengths. For example, assume a p-type silicon with 
impurity concentration of 1020cm−3. The minority carrier diffusion length will be 
less than 1 um according to Fig 2.12. If the junction is further than 1um from the 
incident surface, the generated carriers will not be able to reach the depletion 
layer. This will be even more important at shorter wavelengths since they will be 
absorbed much closer to the surface. Since the thermal diffusion is much more 
sensitive to temperature than time, a lower temperature than 1150℃ will lead to 
a shallower junction. 
𝜏 =
∆𝑛
𝑅
                        (4.12) 
𝐿 = √𝐷𝜏       (4.13) 
𝐷 =
𝑘𝑇
𝑞
× 𝜇      (4.14) 
 
Figure 4.20: Penetration depth against absorption coefficient versus wavelength [18]. 
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CHAPTER V  
METAL-ASSISTED NANOWIRES ON SILICON DETECTORS 
 
Silicon nanowires exhibit distinct properties from bulk material, such as 
broadband optical absorption properties and quantum confinement. Another 
aspect of the SiNW structure is their anti-reflection properties. This originates 
from the night-flying moth’s eyes in nature. The electron microscopy observation 
of the moth’s eye tells that there is a natural nanostructured film on the surface 
of their eyes which enables them to collect light without reflection to be visible to 
predators [19]. This film structure contains an array of vertically aligned 
hexagonal pattern of nanocones. It serves as an anti-reflective coating due to 
the size of the nanocone is smaller than the wavelength of visible light and the 
continuous refractive index gradient between air and the moth’s eye reduces 
reflection and improves light absorption [20]. According to the measurements 
done by Chaoming Wang, Jennifer M. Reed et al, Fig 6.1 (a), (b) exhibit the 
huge difference between flat silicon and SiNW surface with regard to light 
trapping ability. Flat silicon surface reflects about 30-40% of the light, whereas 
SiNW surface traps most of the incident light and reflects little light back. The 
reflectance in normal incident angle is measured in Fig 6.1 (c). It can be seen 
that the reflectance of flat silicon surface is almost 100%, whereas that of SiNW 
surface is close to 0%. 
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Figure 5.1: Microscope images of clean and flat silicon (a) and silicon nanowire arrays 
(b) under an incident light with beam size of 2 𝑚𝑚2; light reflectance versus wavelength of 
the flat silicon substrate (black) and silicon nanowire arrays (red) (c) [19]. 
 
Such structure make SiNWs become popular among applications in 
optoelectric devices. After the discovery of moth-eye effect, numerous 
researches were done to obtain SiNWs with antireflective properties over broad 
wavelength regions from ultraviolet to visible. Recently, the method of 
metal-assisted chemical etching (MACE) has been developed and applied to the 
fabrication of SiNWs because of its simple process and great quality of the 
resulting nanowire structure [27]. 
In the final part of this thesis we attempt to apply the metal-assisted etching 
of nanowires into the face of the silicon detectors that were built on sample #6. 
The mechanism of SiNW formation involves the deposition of an ultra thin Au 
film below its percolation thickness on the silicon surface to form random 
nanoparticles and catalytic etching of silicon using the Au nanoparticles as 
catalyst [21]. The length of the SiNW can be controlled by the etch time of the 
substrate under a HF: H2O2 (2:1) solution. As depicted in Fig 5.2, the shallow 
junction photodetectors (sample #6) survived after 10 seconds of etching, 
whereas the Ti/Al-Si metallization was destroyed after 30 seconds etching, 
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presumably due to HF seeping under the photoresist film and attacking the 
aluminum film. Scanning electron microscopy (SEM) can be used to 
characterize the samples. 
The photoresponse will be measured with the application of 
metal-assistated silicon nanowires. If photocurrent is lower than the results in 
Table 6.2, it shows that surface recombination is dominant. If photocurrent is 
higher, then it exhibits that the occurance of moth-eye anti-reflection effect 
and/or photocurrent generation past 1.12eV bandgap energy. Our initial tests 
indicate significantly lower photoresponse suggesting that surface 
recombination is a significant factor in these SiNW. One potential method to 
overcome this is by passivating the nanowire surfaces with a atomic layer 
deposited (ALD) film. 
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Figure 5.2: Microscope images of sample #6 (shallow junction photodetector); (a) 
unetched device after 10s etching device; (b) MACE-etched device after 10s etching; (c) 
unetched device after 30s etching; (d) MACE-etched device after 30s etching. 
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CHAPTER VI  
MEASUREMENTS 
 
 6.1 Test Setup for I-V Curve Measurement 
 The probe station and a home-made curve tracer were used for the I-V 
curve measurement. Two probes were connected to the voltage output ports of 
the curve tracer. The tested photodiode was in series with a variable resistance. 
In our case, we selected 1kΩ resistor. The value of this resistor affects the 
current range of the I-V trace. To generate the I-V curve, the voltage was swept 
from -5V to +5V in series with 1kΩ resistor. The voltage drop across the resistor 
was sent to the analog-to-digital data acquisition system and collected by the 
computer. 
   
Figure 6.1: (a) Probe station setup; (b) I-V curve tracer built on the Measurement 
Computing DAQ. 
(a) (b) 
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6.1.1 I-V Curves for Backside Illuminated Devices 
First, the thin backside illuminated silicon photodiode was tested for I-V 
characteristics with no illumination. This measurement result suggested a 
successful p-n junction diode formation. The turn-on voltage was around 0.5V. 
The initially tested their response to light with the microscope illuminator, but 
they were later mounted and wire-bonded to a proto board with a hole to test the 
I-V performance under a calibrated illumination. 
 
Figure 6.2: I-V characteristic for one of the thin silicon backside illuminated photodiodes. 
 
6.1.2 I-V Curves for Front-side Illuminated Devices 
Using the sample descriptors shown in Table 4.3, the results of the I-V 
curves from sample #1 to sample #6 are shown in the following plots. All 
samples functioned well before anneal except sample #3, which was shorted 
because it was over etched during BOE. Sample #1, #2, and #4 all failed to work 
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after anneal due to the absence of the barrier metal. We assumed that silicon 
diffused into Al-Si during the annealing process so that the p-n junction was 
shorted. 
 
Figure 6.3: I-V characteristic for a photodiode from sample #1. 
 
Figure 6.4: I-V characteristic for a photodiode from sample #2. 
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Figure 6.5: I-V characteristic for a photodiode from sample #3. 
 
Figure 6.6: I-V characteristic for a photodiode from sample #4. 
 
Samples #5 and #6 showed excellent results after annealing. Thus, it 
proved that the barrier metal protected the silicon from diffusing into the Al-Si. 
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After anneal, turn-on voltages of both photodetectors decreased to 0.5V. 
However, for sample #5 which had a deep junction, there was still an inflection 
near the origin after anneal when illuminated with the microscope illuminator. 
The inflection became less pronounced when there was no illumination. 
Compared with sample #5, the performance of sample #6 which had shallow 
junction was much better because the forward biased part of the I-V curve after 
anneal demonstrated a very small series resistance. The ideal forward biased 
I-V curve should have a slope after turn on as large as possible so the series 
resistance is close to zero. 
 
Figure 6.7: I-V characteristic for a photodiode from sample #5. 
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Figure 6.8: I-V characteristic for a photodiode from sample #6. 
 
We took pieces from sample #6 to make silicon nanowires on photodetector 
devices using the metal-assisted chemical etching (MACE) process. Only the 
piece after the MACE processing for 10 seconds survived and its I-V 
characteristic was measured. Fig 6.9 compares the I-V curves of the 
MACE-etched device and unetched device. Its photoresponse will be further 
investigated in the next part. 
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Figure 6.9: I-V characteristic for MACE-etched and unetched device from sample #6. 
 
6.2 Test Setup for Responsivity Measurement 
The photodetectors (thermal diffusion sample #5 and #6) were packaged in 
a 32-pin dual inline (DIP) side brazed packages, as seen in Fig 6.10. Five 
devices from the deep junction photodetectors and three devices from the 
shallow junction photodetectors were tested. To calculate the responsivity, we 
had to measure the photocurrent in the reverse-biased mode. The schematic of 
this measurement is shown in Fig 6.11, where the photodiode is reverse biased, 
in series with a 1000 ohms resistance. Just like in the I-V curve tracer, the series 
resistance is used for measuring the voltage drop, from which the current can be 
calculated by dividing the measured voltage by the resistance. Our experiment 
setup is shown in Fig 6.12. 
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Figure 6.10: (a) Deep junction photodector (thermal diffusion sample #5) wire bonded to 
a 32-pin ceramic DIP package; (b) Shallow junction photodector (thermal diffusion sample 
#6) wire bonded to 32-pin ceramic DIP package. 
Figure 6.11: Schematic for measuring the photocurrent. 
(a) (b) 
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Figure 6.12: Experiment setup for measuring the photocurrent.  
 
6.2.1 Test Results for Backside Illuminated Devices 
Even though we achieved a good I-V curve for the backside illuminated 
photodiodes, the photocurrent was barely observed under the illumination of 
HeNe laser. The backside illuminated devices worked just as good p-n junction 
diodes, but not as good photodetectors. The reason is most likely due to a 
shorter than expected electron diffusion lengths in the substrate. The substrate 
resistivity was specified as 1-20 ohm-cm. Assuming the worst case of 1 ohm-cm, 
that corresponds to a Boron concentration of 1016cm-3, and a corresponding 
diffusion length of 500m. However, this assumes a perfect crystal structure 
with no defects. If there are significant defect densities present, it is possible the 
diffusion length could be significantly shorter than 500m. If the diffusion length 
is significantly shorter than the substrate thickness, then very few of the 
photogenerated carriers will be able to reach the depletion layer The ultrathin 
wafer that we used was not previously characterized for carrier lifetimes.   
HeNe Laser 
Power Supply 
Multimeter 
Chip Mounted 
on Breadboard 
Mirror 
and 
Lens 
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6.2.2 Test Results for Front-side Illuminated Devices 
The devices were tested with a 632.8nm HeNe laser with a 0.6mW 
output optical power, and a supply bias voltage of 3V. The detection area of 
these devices was 300μm × 300μm. Table 6.1 illustrated the test results. 
Responsivity and quantum efficiency were calculated according to Eq. (2.10) 
and Eq. (2.11) seperately. 
Table 6.1: Measured photocurrent, responsivity, and quantum efficiency for deep 
junction and shallow junction photodetectors. 
 
The responsivity and quantum effiency of shallow junction photodiodes 
were almost twice as high in the shallow junctions compared to the deep 
junctions. Therefore, it can be proved that when p-n junction is closer to the 
surface, it absorbs more photons so the responsivity and quantum effiency of 
silicon photodiode is higher. 
After we obtained good p-n junction photodiodes, the sample was further 
processed by masking off all the photodiodes except a few and process with 
metal assisted chemical etching (MACE). Table 6.2 shows the results of the 
MACE-etched devices and unetched devices. All of these devices underwent 
the same etch process steps so it is a direct comparison. According to this table, 
responsivity and quantum efficiency declined significantly compared with the 
original devices shown in table 6.1. Ideally, the unetched devices should have 
Photodetectors Current (mA) Responsivity (A/W) Quantum Efficiency
-0.0432 0.072 0.141
-0.0479 0.080 0.156
-0.0499 0.083 0.163
-0.0491 0.082 0.160
-0.0395 0.066 0.129
-0.076 0.127 0.248
-0.0801 0.134 0.262
-0.0794 0.132 0.259
Shallow junction
(Thermal Diffusion
Sample #6)
-76.0
-80.1
-79.4
Voltage across 1kΩ (mV)
-43.2
-47.9
-49.9
Deep Junction
(Thermal Diffusion
Sample #5) -49.1
-39.5
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remained the same as before and only the MACE-etched device would lead to a 
difference. However, these results indicate that even the unetched devices 
became degraded due to exposure in the etch chemicals.  
Table 6.2: Measured photocurrent, responsivity, and quantum efficiency for shallow 
junction photodetectors (sample #6) after MACE processing. 
 
 
 
Photodetectors Current (mA) Responsivity (A/W) Quantum Efficiency
MACE Device -0.0023 0.004 0.008
Non-MACE Device -0.003 0.005 0.010
Voltage across 1k ohms(mV)
-2.3
-3.0
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CHAPTER VII 
FUTURE WORK 
 
This final chapter gives some directions for the future research topics based 
on what was reported in the previous chapters. 
1. Although we obtained an ideal I-V curve for the backside illuminated 
devices, the reason why we did not have the photoresponse under the 
illumination has to be investigated. The substrates should be tested for 
carrier lifetime before processing, despite the resistivity of the substrate. 
2. Research into fabrication techniques for the handling of ultrathin silicon 
wafer during processing has to be better developed. The more steps 
there are in a process, the greater the risks the double-sided ultrathin 
wafer will break during handling. Further research should be done on 
mounting this wafer to a suitable handle wafer with the ability to easily 
separate them when needed. 
3. Another priority of the future research is to develop a reliable process for 
the metal-assisted etching of nanowires into the face of the silicon 
detectors without affecting the aluminum metal contacts. It is expected 
that this work will continue in the future and the optical and electrical 
properties of the nanowires on the photodetectors will be examined 
again.
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APPENDIX 
 
Matlab Code 
Diffusion Modeling 
clear all; close all; clc; 
D0=1;%cm^2/sec 
Ea=3.5;%ev 
k=8.62E-5;%ev*k^-1 
T=1150;%celsuis  
D=D0*exp(-Ea/(k*(T+273)))%Diffusivity of B in Si 
N0=1e20;%impurity concentration at the wafer surface 
x=0:0.01:10;%um 
t=3600;%sec 
y=N0*erfc((x*0.0001)/(2*sqrt(D*t))) 
figure,semilogy(x,y,'r') 
hold on 
t=7200; 
y=N0*erfc((x*0.0001)/(2*sqrt(D*t))) 
semilogy(x,y,'g') 
hold on 
t=10800; 
y=N0*erfc((x*0.0001)/(2*sqrt(D*t))) 
semilogy(x,y,'b') 
hold on 
y=1e15 
semilogy(x,y,'k') 
axis([0 10 1e14 1e20]); 
xlabel('Distance from surface (um)'); 
ylabel('Impurity concentration N(x) (atoms/cm^2)'); 
 
